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Investigation of abnormal negative threshold voltage shift under positive bias stress in input/output n-channel metal-oxide-semiconductor field-effect transistors with TiN/HfO 2 structure using fast I-V measurement Szu-Han Ho, 1 Ting-Chang Chang, 2,a) Ying-Hsin Lu, 2 Ching-En Chen, 1 Jyun-Yu Tsai,
As metal-oxide semiconductor field-effect transistors (MOSFETs) continue to shrink, the scaling of SiO 2 gate dielectrics is reaching its critical limit of only a few atomic layers thick. This scale causes a rise in gate current, performance degradation, and an increase in power dissipation. Many years of research and development has shown that one valid way to solve these problems is by replacing conventional SiO 2 gate dielectric with high-k dielectric, especially with HfO 2 gate dielectric. HfO 2 gate dielectrics have been implemented at the 32 nm technology node and smaller, with manufacturer Intel using high-k/metal gate beginning with their 45 nm node. Furthermore, high-k gate dielectric can be integrated with strained-silicon, 1 silicon on insulator (SOI), [2] [3] [4] and architectures to improve device characteristics. High-k dielectric can also be combined with thin-film transistor devices [5] [6] [7] [8] [9] and memory devices. [10] [11] [12] HfO 2 dielectrics have been heavily studied in recent years to replace SiO 2 -based dielectrics. 13, 14 Simultaneously, contemporary input/output (I/O) devices were integrated into the technology. SiO 2 and high-k/metal gate architectures have been incorporated for these I/O devices, which face significant reliability challenges. While there have been a few studies investigating reliability in I/O devices using fast I-V measurement, this study mainly focuses on positive bias stress (PBS) in HfO 2 dielectric I/O n-MOSFETs using fast I-V measurement. The causes of the abnormal threshold-voltage (V t ) shift are explained in this letter.
The HfO 2 /metal gate n-channel MOSFETs used in this study were fabricated with a gate first process flow. First, a high quality 1-nm or 3-nm thick thermal oxide was grown as an interlayer. Second, 3 nm of HfO 2 dielectrics were sequentially deposited by atomic layer deposition. Third, 10 nm-thick TiN metal gates were deposited by radio frequency physical vapor deposition because metal gates can eliminate gate depletion and resist remote phonon scattering. 15, 16 Next, polycrystalline silicon was deposited as a low resistance gate electrode. Finally, the dopant activation was performed at 
À8
s, and step number of 80. In addition, hold time and delay time were both 5 s in order to ensure the steady state in V base level and V high level . All experimental curves were measured using an Agilent B1500 semiconductor parameter analyzer and a Cascade M150 probe station.
Figure 1(a) shows DV t -log (stress time) characteristic curves with 30 mV drain voltage under PBS over 500 s in HfO 2 (3 mn)/SiO 2 (3 nm) I/O devices using fast I-V measurement. Obviously, it exhibits an abnormal V t shift in the negative direction after PBS. In addition, V t shifts more with an increase in the stress voltage (V stress ). Figure 1(b) shows subsequent DV t -log (recovery time) characteristic curves after these stress conditions with a recovery voltage (V recovery ) of 0 V. Clearly, V t recovers more after PBS at a larger voltage, with V t completely recovering at all voltages. Figure 1(c) shows DV t -time under 500 s PBS and 500 s recovery for different stress voltages and the same recovery voltage (V recovery ¼ 0 V). Distinctly, in conventional (slow) measurement, there is no significant V t shift for 500 s PBS and 500 s recovery. On the contrary, in fast I-V measurement, there is an apparent V t shift under these operations. This phenomenon indicates that conventional measurement detects the V t shift after complete recovery since integral time is too slow to detect V t degeneration. Figure 1 500 s PBS and 500 s recovery over nine cycles. With a rise in V recovery , V t recovery decreases. Moreover, after seven stress/recovery cycles, V t entirely recovers in the eighth and ninth cycles with V recovery ¼ 0 V. These processes are, therefore, indeed reversible and do not cause any degeneration. Hence, these results suggest that V t shift after PBS is the consequence of the charge/discharge process in pre-existing high-k bulk traps. C. Obviously, gate current is insignificant since the interlayer (SiO 2 ) is too thick to tunnel through, resulting in channel electrons being unable to inject into high-k bulk traps. For the same reason, electrons in high-k bulk traps also cannot escape to the substrate, leading to only one escape route, that of the metal gate. Figure 2(c) shows I d -V g with fixed V high level and different V base level performed by fast I-V double sweep measurement. Forward sweep V t is larger than reverse sweep V t , and subthreshold swings are similar. In addition, with a decrease in V base level , reverse sweep V t remains the same while forward sweep V t becomes larger, and jDV t,hysteresis j increases, as shown in Fig. 2(d) and its inset, respectively. Thus, the lower V base level , the more electrons inject into high-k bulk traps. Moreover, only one inject source, the metal gate, offers electrons injecting into high-k bulk traps in V base level due to the insignificant gate current.
Combining the results above with a previous paper investigating trap energy level distribution in HfO 2 , which are 0.5 eV, 1 eV, 1.5 eV, 2 eV below conduction band, 17 the energy band diagram of the model for charge/discharge electrons from high-k bulk traps can be acquired, as shown in Fig.  3. Figures 3(a), 3(c), 3( When V high level ¼ 3 V, electrons escaping from high-k bulk traps of 1.5 eV and 2 eV energy level to the metal gate attain a steady state, causing no change in reverse sweep V t . At this moment when V high level ¼ 3 V, these bulk traps are empty. Next, electrons inject into bulk traps at V base level . The lower V base level , the more electrons inject to bulk traps, resulting in an increase in forward sweep V t .
To further understand the transient charge and discharge phenomenon, fitting curves are necessary. The formula is expressed below. In a large-area device, discharge rate of carriers in the high-k bulk traps is given by [18] [19] [20] Qðx; tÞ ¼ qN t ðx; 0Þexp Àt sðxÞ ;
where Q(x, t) ¼ qN t (x,t) and is the time-dependent trapped charge density, with s (x) described in formula (3 
where C(x) is the corresponding capacitance for trapped charges located at x from the metal gate/high-k interface to traps and e HK is permittivity for high-k dielectric. The relationship between tunneling time and distance can be approximated by 21, 22 sðxÞ ¼ s 0 expða k xÞ;
where s 0 is an electron tunneling characteristic time, m HK is carrier effective mass for high-k dielectric, and qa B is the effective tunneling barrier height. Then formula (3) 
Assuming N t (x,o) uniform distribution and combining formulae (2), (3), (4), DV t can be acquired by
With derivative of DV t at t, the formula can be described by
Assuming that the process for electrons discharging from high-k bulk traps near the metal gate is too fast to be detected, the distance (x eff ) of high-k bulk traps discharging electrons contributing to DV t is average. Variable x eff is the average distance from the metal gate/high-k interface to high-k bulk traps. Next, ln(dV t (t)/dt) can be expressed by ln dðDV t ðtÞÞ dt
Figures 4(a) and 4(b) show ln(dV t (t)/dt)-ln(t) fitted by formula (7) to minima of a m,TiN (4.2 eV) for n-channel MOSFET. 25 The parameter for fitting curves of holes escaping from the bulk traps when V recovery ¼ 0 V in Fig. 4(d) is m HK,h ¼ 0.18m 0 , 26 e HK ¼ 25e 0 , and a B,h ¼ E g (6 eV) À a B,e . a m,TiN is the metal work function. v HfO2 is the electron affinity in HfO 2 . a B,e and a B,h are the effective tunneling barrier height for electron and hole, respectively. m HK,e and m HK,h are the high-k dielectric effective mass for electron and hole, respectively. Clearly, with an increase in V stress , x eff N t increases. In other words, the amount of carriers charged and discharged by bulk traps increases. This result conforms to the observations above. . According to previous letters, [27] [28] [29] this is reasonable. In addition, Figs. 4(c) and 4(d) indicate that with a rise in a B,e , a B,h ,and m HK , the amount of carriers contributing to DV t increases. Therefore, the more time for carriers to escape from high-k dielectric, the more carriers can be detected in DV t . EOT is the equivalent oxide thickness. E 1 and E 2 are electric fields. w s is surface potential at V t . The DV t,hysteresis is insignificant in the SiO 2 (3 nm) device as the result of there being no charge/ discharge effect. The DV t,hysteresis is negative in value in the HfO 2 (3 nm)/SiO 2 (3 nm) device due to electrons escaping from bulk traps to the metal gate, as mentioned previously. On the contrary, DV t,hysteresis is positive in the HfO 2 (3 nm) /SiO 2 (1 nm) device owing to channel electrons injecting to bulk traps. Moreover, with an increase in t rising time ¼ t falling time , jDV t,hysteresis j becomes smaller until it disappears for all devices. In other words, DV t,hysteresis is insignificant in conventional (slow) measurement as a consequence of DV t almost wholly recovering during the measurement, as shown in Fig. 1(c) .
In summary, V t shifts abnormally in the negative direction after PBS while using fast I-V measurement due to the electrons' reversible charge/discharge effect in pre-existing high-k bulk traps. In addition, the direction of V t shift in I/O device is contrary to that in the standard performance device since electrons escape from high-k bulk traps to metal gate by the tunneling mechanism in I/O device rather than channel electrons injecting to bulk traps, owing to the large interlayer thickness. According to these results, the charge/discharge effect is reduced with a decrease in pre-existing high-k bulk traps. In previous literature, 32, 33 the method of Zr doping in HfO 2 dielectric efficiently reduced high-k bulk traps in standard performance devices. For this the same reason, the abnormal V t shift of I/O device performed by fast I-V measurement can be ameliorated by this method.
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